Aurelien
/
xf86-video-intel
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sna: A little more DBG to try and identify ratelimiting ops 

Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
This commit is contained in:
Chris Wilson 2012-08-27 16:43:19 +01:00
parent 71ac12e9b6
commit 593f549b45
2 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/sna/kgem.c
View File

@ -2262,7 +2262,7 @@ void _kgem_submit(struct kgem *kgem)
if (DEBUG_FLUSH_SYNC) {
struct drm_i915_gem_set_domain set_domain;
DBG(("%s: debug sync\n", __FUNCTION__));
DBG(("%s: debug sync, starting\n", __FUNCTION__));
VG_CLEAR(set_domain);
set_domain.handle = handle;
@ -2274,6 +2274,8 @@ void _kgem_submit(struct kgem *kgem)
DBG(("%s: sync: GPU hang detected\n", __FUNCTION__));
kgem_throttle(kgem);
}
DBG(("%s: debug sync, completed\n", __FUNCTION__));
}
}

4
src/sna/sna_render.c
View File

@ -551,7 +551,8 @@ sna_render_pixmap_bo(struct sna *sna,
struct sna_pixmap *priv;
BoxRec box;
DBG(("%s (%d, %d)x(%d, %d)/(%d, %d)\n", __FUNCTION__,
DBG(("%s pixmap=%ld, (%d, %d)x(%d, %d)/(%d, %d)\n",
__FUNCTION__, pixmap->drawable.serialNumber,
x, y, w,h, pixmap->drawable.width, pixmap->drawable.height));
channel->width = pixmap->drawable.width;
@ -622,7 +623,6 @@ sna_render_pixmap_bo(struct sna *sna,
channel->offset[0], channel->offset[1],
pixmap->drawable.width, pixmap->drawable.height));
channel->bo = __sna_render_pixmap_bo(sna, pixmap, &box, false);
if (channel->bo == NULL) {
DBG(("%s: uploading CPU box (%d, %d), (%d, %d)\n",