sna: Drop forced alignment to 64 on pre-gen4 devices
Some linear GPU bo that we create must be naturally aligned, and the extra alignment imposed for pure paranoia is counter productive. Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
This commit is contained in:
parent
49af22ee55
commit
6889ba38ab
|
|
@ -1258,10 +1258,6 @@ void kgem_init(struct kgem *kgem, int fd, struct pci_device *dev, unsigned gen)
|
|||
DBG(("%s: maximum batch size? %d\n", __FUNCTION__,
|
||||
kgem->batch_size));
|
||||
|
||||
kgem->min_alignment = 4;
|
||||
if (gen < 040)
|
||||
kgem->min_alignment = 64;
|
||||
|
||||
kgem->half_cpu_cache_pages = cpu_cache_size() >> 13;
|
||||
DBG(("%s: last-level cache size: %d bytes, threshold in pages: %d\n",
|
||||
__FUNCTION__, cpu_cache_size(), kgem->half_cpu_cache_pages));
|
||||
|
|
@ -1424,7 +1420,7 @@ inline static uint32_t kgem_pitch_alignment(struct kgem *kgem, unsigned flags)
|
|||
return 256;
|
||||
if (flags & CREATE_SCANOUT)
|
||||
return 64;
|
||||
return kgem->min_alignment;
|
||||
return 4;
|
||||
}
|
||||
|
||||
void kgem_get_tile_size(struct kgem *kgem, int tiling, int pitch,
|
||||
|
|
|
|||
|
|
@ -158,7 +158,6 @@ struct kgem {
|
|||
uint16_t nreloc__self;
|
||||
uint16_t nfence;
|
||||
uint16_t batch_size;
|
||||
uint16_t min_alignment;
|
||||
|
||||
uint32_t flush:1;
|
||||
uint32_t need_expire:1;
|
||||
|
|
|
|||
Loading…
Reference in New Issue