Aurelien
/
xf86-video-intel
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

uxa/video: Correct the offset of the binding table in the surface buffer 

The binding table is intended to be after all the surface descriptions,
so make sure we write it with the appropriate offset into the buffer.

Fixes regression from 699888a64 (uxa/video: Use the common bo
allocations and upload)

Reported-by: Cyril Brulebois <kibi@debian.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43704
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
This commit is contained in:
Chris Wilson 2011-12-11 01:34:05 +00:00
parent 051a18063d
commit eb859f6446
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/i965_video.c
View File

@ -551,17 +551,19 @@ static void gen7_create_src_surface_state(ScrnInfoPtr scrn,
}
static void i965_create_binding_table(ScrnInfoPtr scrn,
drm_intel_bo *bind_bo,
int n_surf)
drm_intel_bo *bind_bo,
int n_surf)
{
uint32_t binding_table[8];
uint32_t binding_table[n_surf];
int i;
/* Set up a binding table for our surfaces. Only the PS will use it */
for (i = 0; i < n_surf; i++)
binding_table[i] = i * SURFACE_STATE_PADDED_SIZE;
dri_bo_subdata(bind_bo, 0, sizeof(uint32_t)*n_surf, binding_table);
dri_bo_subdata(bind_bo,
n_surf * SURFACE_STATE_PADDED_SIZE,
sizeof(binding_table), binding_table);
}
static drm_intel_bo *i965_create_sampler_state(ScrnInfoPtr scrn)