Change origin i965G_1 to chipset market name G35.
This commit is contained in:
parent
71143200ed
commit
f089942689
|
|
@ -339,9 +339,9 @@ extern int I810_DEBUG;
|
|||
#define PCI_CHIP_I945_GME_BRIDGE 0x27AC
|
||||
#endif
|
||||
|
||||
#ifndef PCI_CHIP_I965_G_1
|
||||
#define PCI_CHIP_I965_G_1 0x2982
|
||||
#define PCI_CHIP_I965_G_1_BRIDGE 0x2980
|
||||
#ifndef PCI_CHIP_G35_G
|
||||
#define PCI_CHIP_G35_G 0x2982
|
||||
#define PCI_CHIP_G35_G_BRIDGE 0x2980
|
||||
#endif
|
||||
|
||||
#ifndef PCI_CHIP_I965_Q
|
||||
|
|
@ -416,7 +416,7 @@ extern int I810_DEBUG;
|
|||
#define IS_I945G(pI810) (DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I945_G)
|
||||
#define IS_I945GM(pI810) (DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I945_GM || DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I945_GME)
|
||||
#define IS_I965GM(pI810) (DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I965_GM || DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I965_GME)
|
||||
#define IS_I965G(pI810) (DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I965_G || DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I965_G_1 || DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I965_Q || DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I946_GZ || DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I965_GM || DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I965_GME)
|
||||
#define IS_I965G(pI810) (DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I965_G || DEVICE_ID(pI810->PciInfo) == PCI_CHIP_G35_G || DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I965_Q || DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I946_GZ || DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I965_GM || DEVICE_ID(pI810->PciInfo) == PCI_CHIP_I965_GME)
|
||||
#define IS_G33CLASS(pI810) (DEVICE_ID(pI810->PciInfo) == PCI_CHIP_G33_G ||\
|
||||
DEVICE_ID(pI810->PciInfo) == PCI_CHIP_Q35_G ||\
|
||||
DEVICE_ID(pI810->PciInfo) == PCI_CHIP_Q33_G)
|
||||
|
|
|
|||
|
|
@ -144,7 +144,7 @@ static const struct pci_id_match intel_device_match[] = {
|
|||
INTEL_DEVICE_MATCH (PCI_CHIP_I945_GM, 0 ),
|
||||
INTEL_DEVICE_MATCH (PCI_CHIP_I945_GME, 0 ),
|
||||
INTEL_DEVICE_MATCH (PCI_CHIP_I965_G, 0 ),
|
||||
INTEL_DEVICE_MATCH (PCI_CHIP_I965_G_1, 0 ),
|
||||
INTEL_DEVICE_MATCH (PCI_CHIP_G35_G, 0 ),
|
||||
INTEL_DEVICE_MATCH (PCI_CHIP_I965_Q, 0 ),
|
||||
INTEL_DEVICE_MATCH (PCI_CHIP_I946_GZ, 0 ),
|
||||
INTEL_DEVICE_MATCH (PCI_CHIP_I965_GM, 0 ),
|
||||
|
|
@ -196,7 +196,7 @@ static SymTabRec I810Chipsets[] = {
|
|||
{PCI_CHIP_I945_GM, "945GM"},
|
||||
{PCI_CHIP_I945_GME, "945GME"},
|
||||
{PCI_CHIP_I965_G, "965G"},
|
||||
{PCI_CHIP_I965_G_1, "965G"},
|
||||
{PCI_CHIP_G35_G, "G35"},
|
||||
{PCI_CHIP_I965_Q, "965Q"},
|
||||
{PCI_CHIP_I946_GZ, "946GZ"},
|
||||
{PCI_CHIP_I965_GM, "965GM"},
|
||||
|
|
@ -225,7 +225,7 @@ static PciChipsets I810PciChipsets[] = {
|
|||
{PCI_CHIP_I945_GM, PCI_CHIP_I945_GM, RES_SHARED_VGA},
|
||||
{PCI_CHIP_I945_GME, PCI_CHIP_I945_GME, RES_SHARED_VGA},
|
||||
{PCI_CHIP_I965_G, PCI_CHIP_I965_G, RES_SHARED_VGA},
|
||||
{PCI_CHIP_I965_G_1, PCI_CHIP_I965_G_1, RES_SHARED_VGA},
|
||||
{PCI_CHIP_G35_G, PCI_CHIP_G35_G, RES_SHARED_VGA},
|
||||
{PCI_CHIP_I965_Q, PCI_CHIP_I965_Q, RES_SHARED_VGA},
|
||||
{PCI_CHIP_I946_GZ, PCI_CHIP_I946_GZ, RES_SHARED_VGA},
|
||||
{PCI_CHIP_I965_GM, PCI_CHIP_I965_GM, RES_SHARED_VGA},
|
||||
|
|
@ -788,7 +788,7 @@ I810Probe(DriverPtr drv, int flags)
|
|||
case PCI_CHIP_I945_GM:
|
||||
case PCI_CHIP_I945_GME:
|
||||
case PCI_CHIP_I965_G:
|
||||
case PCI_CHIP_I965_G_1:
|
||||
case PCI_CHIP_G35_G:
|
||||
case PCI_CHIP_I965_Q:
|
||||
case PCI_CHIP_I946_GZ:
|
||||
case PCI_CHIP_I965_GM:
|
||||
|
|
|
|||
|
|
@ -236,7 +236,7 @@ static SymTabRec I830Chipsets[] = {
|
|||
{PCI_CHIP_I945_GM, "945GM"},
|
||||
{PCI_CHIP_I945_GME, "945GME"},
|
||||
{PCI_CHIP_I965_G, "965G"},
|
||||
{PCI_CHIP_I965_G_1, "965G"},
|
||||
{PCI_CHIP_G35_G, "G35"},
|
||||
{PCI_CHIP_I965_Q, "965Q"},
|
||||
{PCI_CHIP_I946_GZ, "946GZ"},
|
||||
{PCI_CHIP_I965_GM, "965GM"},
|
||||
|
|
@ -259,7 +259,7 @@ static PciChipsets I830PciChipsets[] = {
|
|||
{PCI_CHIP_I945_GM, PCI_CHIP_I945_GM, RES_SHARED_VGA},
|
||||
{PCI_CHIP_I945_GME, PCI_CHIP_I945_GME, RES_SHARED_VGA},
|
||||
{PCI_CHIP_I965_G, PCI_CHIP_I965_G, RES_SHARED_VGA},
|
||||
{PCI_CHIP_I965_G_1, PCI_CHIP_I965_G_1, RES_SHARED_VGA},
|
||||
{PCI_CHIP_G35_G, PCI_CHIP_G35_G, RES_SHARED_VGA},
|
||||
{PCI_CHIP_I965_Q, PCI_CHIP_I965_Q, RES_SHARED_VGA},
|
||||
{PCI_CHIP_I946_GZ, PCI_CHIP_I946_GZ, RES_SHARED_VGA},
|
||||
{PCI_CHIP_I965_GM, PCI_CHIP_I965_GM, RES_SHARED_VGA},
|
||||
|
|
@ -1237,9 +1237,11 @@ I830PreInit(ScrnInfoPtr pScrn, int flags)
|
|||
chipname = "945GME";
|
||||
break;
|
||||
case PCI_CHIP_I965_G:
|
||||
case PCI_CHIP_I965_G_1:
|
||||
chipname = "965G";
|
||||
break;
|
||||
case PCI_CHIP_G35_G:
|
||||
chipname = "G35";
|
||||
break;
|
||||
case PCI_CHIP_I965_Q:
|
||||
chipname = "965Q";
|
||||
break;
|
||||
|
|
|
|||
Loading…
Reference in New Issue