Aurelien
/
xf86-video-intel
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
707 Commits 1 Branch 0 Tags 13 MiB
C 98.6%
Makefile 0.5%
M4 0.5%
Meson 0.3%
Roff 0.1%
Go to file
Keith Packard 8fcf9a8117 DOUBLE_WIDE mode for high pixel clock 8xx. Rewrite PLL search. 
High pixel clock modes on pipe A of an 8xx chip require
DOUBLE_WIDE mode. It's supposed to be modes > 180MHz or so,
but the board I have requires DOUBLE_WIDE mode for clocks > 108MHz
or so. The limit is related to the core clock speed of the chip, which
can be found indirectly through PCI config space. None of the possible
values explain why this board needs this mode for these relatively low
clock rates though.

Also, create tables of data for the PLL computation and use them
instead of code. I think it's cleaner looking. It is also untested on
9xx. It'll work. Really.
 		2006-12-02 22:58:31 -08:00
man Merge branch 'exa' of ../xf86-video-intel into modesetting 2006-11-30 09:15:30 -08:00
src DOUBLE_WIDE mode for high pixel clock 8xx. Rewrite PLL search. 2006-12-02 22:58:31 -08:00
.gitignore ignore edited man page 2006-11-08 21:39:28 -08:00
COPYING Stub COPYING files 2005-12-19 16:25:53 +00:00
ChangeLog Fix non-dri build. 2006-05-01 10:47:09 +02:00
Makefile.am - For all drivers that have a <driver>.sgml file, add code in their build 2005-10-03 21:22:07 +00:00
README Fix README typos from in the generated file. 2006-08-10 15:38:14 -07:00
README.sgml Correct typos in README source. 2006-08-09 16:11:30 -07:00
TODO Remove some dead VBE code. 2006-04-06 15:57:41 -07:00
autogen.sh Update autogen.sh to one that does objdir != srcdir. 2005-08-18 09:03:47 +00:00
configure.ac Merge branch 'master' into modesetting 2006-11-16 19:47:24 -08:00

README

View Raw