Eric Anholt f5d528f8ea Don't limit cachelines to a vertical of 2048, and increase default allocation. ... The cachelines are used for two things: XAA pixmap cache and XV memory. Only XAA pixmap cache is referred to using an offset pointing at the beginning of the front buffer in rendering, and XAA only uses the 2d BLT engine, which actually has a vertical limit of 65536. So, pixmap cache is now limited to that much vertical. Additionally, the previous cachelines allocation was too small for our advertised XV limits, so video at the limits would fail with BadAlloc. Now, XAA allocates the same approximate amount of offscreen memory as EXA: 3 times the screen size, plus one packed HD video.		2007-01-11 11:03:13 -08:00
man	Don't limit cachelines to a vertical of 2048, and increase default allocation.	2007-01-11 11:03:13 -08:00
src	Don't limit cachelines to a vertical of 2048, and increase default allocation.	2007-01-11 11:03:13 -08:00
.gitignore	ignore edited man page	2006-11-08 21:39:28 -08:00
COPYING	Stub COPYING files	2005-12-19 16:25:53 +00:00
ChangeLog	Fix non-dri build.	2006-05-01 10:47:09 +02:00
Makefile.am	- For all drivers that have a <driver>.sgml file, add code in their build	2005-10-03 21:22:07 +00:00
README	Fix README typos from in the generated file.	2006-08-10 15:38:14 -07:00
README.sgml	Correct typos in README source.	2006-08-09 16:11:30 -07:00
TODO	Remove some dead VBE code.	2006-04-06 15:57:41 -07:00
autogen.sh	Update autogen.sh to one that does objdir != srcdir.	2005-08-18 09:03:47 +00:00
configure.ac	Typo disabled new DRI MM on all chips.	2007-01-02 14:04:10 -08:00

README

View Raw