42e91c7092
move i830_allocate_xvmc_buffer out of #if/#endif
2007-07-19 17:30:54 +08:00
36ea26f277
add copyright
2007-07-19 17:28:35 +08:00
9d03873423
block some signals within critical section to avoid
...
dead lock.
2007-07-19 17:28:35 +08:00
25658f838b
1. The pitches for y/u/v surfaces are 1024bytes aligned.
...
2. clean code
2007-07-19 17:28:35 +08:00
8f316a4584
1. clean code
...
2. fix an error in map_state
2007-07-19 17:28:35 +08:00
4844254431
a fix for 945G/945GM
2007-07-19 17:28:35 +08:00
8c249765ce
1. using batch buffer
...
2. implement macroblock_ipicture instruction
3. 16bit INTRA block
2007-07-19 17:28:35 +08:00
2b20b39554
fix a bug related to display surface
2007-07-19 17:28:35 +08:00
6e47601ac7
fix some bugs
2007-07-19 17:28:35 +08:00
d038ffdfff
Release resource allocated for surface/subpicture
2007-07-19 17:28:35 +08:00
a9bf7e28b9
fix some bugs
2007-07-19 17:28:35 +08:00
ccac60bf03
fix some bugs
2007-07-19 17:28:35 +08:00
934da9f2b8
enable XvMC for i915
2007-07-19 17:28:35 +08:00
c7920a0e81
strip out remainder of drmmm code in driver
2007-07-19 15:09:54 +10:00
37652b6888
intel: oops I commited pixman local workaround - undo it
2007-07-17 14:03:21 +10:00
e40f6a4923
intel: actually 2.3.1 should be good enough
2007-07-17 09:20:07 +10:00
1e169be25b
intel: don't try and use TTM memory manager with old libdrm interface
...
I probably need to release a libdrm with this interface in it now..
2007-07-17 09:17:31 +10:00
ff2be3995d
Remove hard-coded CRT blanking frobbing for load detection.
...
CRT blanking needn't be adjusted to perform load detection on 9xx chips, and
the 8xx load detection path now adjusts blanking just during load detection.
Adjusting the blanking interval turned out to cause many monitors to fail to
sync.
2007-07-13 13:39:36 -07:00
00f4587025
Ensure pipe/output active before doing load detection.
...
If the pipe or output have been set to DPMSOff, then load detection will not
work correctly. Also, share the load detection configuration code between
crt and tv outputs.
2007-07-13 13:39:36 -07:00
6f18300aed
Eliminate bogus (and harmful) blanking adjustment for load detect.
...
Instead of always adding blanking to mode lines, use the FORCE_BORDER option
on i9xx hardware where it works, and dynamically add a bit of border if
necessary on i8xx hardware to make load detection work. This may cause
flashing when a usable crtc is not otherwise idle when load detection is
requested.
2007-07-13 13:39:36 -07:00
04130ac6b7
Fix i915 rendering for tiled buffer
...
Make it to check fence register for dest buffer.
2007-07-11 11:42:56 +08:00
88f8b688e2
Fix some physical address handling for >4GB addresses.
...
The upper bits would have been inappropriately dropped on G33-class hardware,
and on G965-class hardware in a 32-bit environment. The only use of physical
addresses on these should be for FBC, though, and FBC requires addresses
below 4GB. This is unresolved.
2007-07-09 13:01:12 -07:00
bf831117b4
FBC fixes:
...
- allow FBC and Tiling to be forced off if configured to do so
- only touch FBC registers if pI830->fb_compression is true
2007-07-07 10:15:32 -07:00
b426866fe1
Fix manpage to reflect default behavior.
2007-07-06 20:48:40 -07:00
377c58373d
Fix naming of FBC plane enable bits (mistakenly called them pipes earlier).
2007-07-06 20:39:19 -07:00
9c0388dc8d
Update man page with current behavior.
2007-07-06 20:38:41 -07:00
cecbc71fdc
Fix debug output in fbc enable/disable routines. Add logic to make sure fbc
...
isn't enabled twice on two different pipes.
2007-07-06 16:36:34 -07:00
4359df9419
Fix tiling and fb compression defaults for 965 (not yet fully supported).
2007-07-06 16:17:45 -07:00
ca593a5219
FBC and tiling changes
...
- change framebuffer option name to "FramebufferCompression"
- add new "Tiling" option (controls all tiling, not just front buffer)
- add debug message to fb compression enable/disable routines
- update man page with new options
2007-07-06 16:10:52 -07:00
8798ef1132
Merge branch 'master' into fbc
2007-07-05 12:21:31 -07:00
8919b22921
Re-add tiling kludge, but only for 965.
2007-07-05 12:21:06 -07:00
407b124af8
Remove tiling kludge. May need more fixes for 965.
2007-07-05 11:31:34 -07:00
7a87b9d2a2
Revert discard alpha change, requires other fixes to work.
2007-07-05 11:23:06 -07:00
fecf964534
FBC fixes:
...
- properly check several FBC enablement constraints
- don't use alpha discard if FBC is in use
2007-07-05 10:59:23 -07:00
60ee7b6a91
Fixup line length buffer padding, add kludge for front buffer tile
...
pitch.
2007-07-03 14:20:34 -07:00
3c552af65d
Update documentation and bump driver version to 2.1.0.
2007-07-02 18:33:47 -07:00
f02036aedc
Framebuffer compression changes:
...
- move FBC register definitions to i830_reg.h
- add fix from Arjan for 965 depth buffer tiling
- add VT switch and clear-at-server-start code for FBC registers
2007-07-02 15:42:02 -07:00
2b9961eb9c
Fix reversed LVDS dither enabling logic on GM965.
2007-07-02 15:16:33 -07:00
3d9ee8b299
Bug #11365 : Disable the panel fitter unless it's needed for the chosen mode.
...
The automatic panel scaling appears to choose bad sampling on some GM965
hardware for 1:1 mapping modes, and there's no real sense in having it on
if we just want 1:1.
2007-07-02 14:38:28 -07:00
b384c60897
Enable framebuffer compression (use Option "FrameBufferCompression"
...
"true" in your xorg.conf). Should save ~0.5W during typical 2D usage.
2007-07-02 09:32:28 -07:00
1e2e301348
Fix load detection to use border region instead of blanking.
...
Make sure there is some border area to use by changing how the pipe is
configured, then pick a scanline in the middle of the border for load
detection. This lets the load detect code use an active pipe instead of
requiring an idle one.
2007-06-30 12:45:24 -07:00
11862c2e1f
Add *~ to .gitignore to skip emacs & patch backup files
2007-06-28 23:31:28 -07:00
6503eb4502
Add AM_PROG_CC_C_O to configure.ac
...
Clears automake-1.10 warning: src/bios_reader/Makefile.am:8: compiling
`bios_dumper.c' with per-target flags requires `AM_PROG_CC_C_O' in
`configure.ac'
2007-06-28 23:30:35 -07:00
5257e36f50
Handle dual-channel LVDS on i855.
...
Just as with i9xx LVDS, the i855 LVDS can operate in dual-channel mode with
a modified P2 divisor value (7 instead of 14). Just using the existing 9xx
code for 855 appears to work fine.
2007-06-28 15:29:52 -07:00
16bfcb8042
Decode PLL registers in LVDS mode a bit better in debug code.
...
LVDS mode changes how the PLL works in fairly dramatic ways; the debug code
wasn't properly accounting for those differences resulting in fairly bogus
debug output.
2007-06-28 15:27:56 -07:00
9675ccb308
EXA: fallback mask transform on i965
...
It needs to fix shader programs which hasn't been done yet.
2007-06-27 09:23:33 +08:00
7a2300c88a
EXA: don't have to check offscreen size
...
DDX will check it for EXA_OFFSCREEN_PIXMAPS flag
2007-06-27 09:19:22 +08:00
fff4a3b58f
Use local structures for vs_state, sf_state, and wm_state
2007-06-25 23:15:58 -07:00
0a8a4afd3c
Use local structure for src_sampler_state and mask_sampler_state
2007-06-25 23:12:23 -07:00
499166a60f
Use local structure for mask_surf_state
2007-06-25 23:09:17 -07:00
Xiang, Haihao
root
Dave Airlie
Keith Packard
Wang Zhenyu
Eric Anholt
Jesse Barnes
Jesse Barnes
Jesse Barnes
Keith Packard
Alan Coopersmith
Carl Worth